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ABSTRACT
High frequency C-V curves were taken of NMOS
capacitors to determine the effect that a RF
oxygen plasma has on the underlying thin gate
oxide. This plasma was used to remove a
positive photoresist. The C-V curves show a
threshold voltage shift of 3.75 volts with
respect to the undamaged capacitors. The C-V
curves also show that the thinner were more
affected than the thicker oxides.
INTRDDUCTION
In todays semiconductor industry the use of plasma
etching is wide spread. Thus, it is important to understand
its effects on the electrical properties on thermally grown
gate oxides. The plasma etching process exposes the thin
gate oxides to high stress electric fields and energetic
electrons and ions. These energetic particles damage the
gate oxide. This damage introduces energy levels in the
forbidden band gap. These levels provide more generation
and recombination sites. When these sites are exposed to a
high energy stress, such as a plasma, they become charged
[1-5]. It is important to understand the plasma?s affect on
gate oxides, since performance of the devices are affected.
In any thermally grown oxide there are electrically
active traps at the Si-Si02 interface. These interface
traps result from dangling bonds. These dangling bonds are
caused by the abrupt ending of an silicon lattice or
impurities in the oxide [4,5]. Figure 1 illustrates the
physical model of a dangling bond.
These traps introduce energy levels in the forbidden
band gap that act as centers for generation and
recombination site. When these sites are exposed to a high
energy stress, such as a plasma, they become charged. This
charge trapping is a major reason for degradation and
instability in the operation of P105 devices [1-5].
This research project will reexamine Patrica Ostling’s
senior project, done in 1988, on how plasma damage affects
gate oxides [1]. The major difference will be the use of
n-type wafers instead of p-type wafers. How the plasma
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damages the oxide will be determined by examining the high
frequency C-V curves of NMDS capacitors. The first step in
the project is the fabrication of these NMOS capacitors.
From the C-V curves, the flatband and the threshold voltages
will be examined for shifts, as well as general slope vs
theory curves. Figure 2 shows an ideal C-V curve vs a
plasma damaged C-V curve. This experiment will attempt to
match these curves.
Physical model for the interfacial traps
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Figure 2 Ideal C-V curves vs plasma damaged C-V curves.
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1~P~! ~MINT
Eight 3 ohm-cm silicon wafers <111> orientation were
used. The wafers were cleaned in NH4OH/H202/H20, HF/H20,
and HCL/H202/H20, in preparation for the gate oxide growth.
The wafers were divided into two lots, wafers one through
four had 600A of oxide grown on then, and wafers five
through eight had 45O~. Half of each of these lots of were
coated with KTI-820 photoresist and ashed. The plasma ash














hundred watts. All of the wafers then were then cleaned
using the standard RCA clean. A film of 2500 angstroms of
aluminum was then evaporated on all eight wafers and then
patterned into the capacitors. Since N-type wafers were
used the back side of the wafer was abraded using a sand
blast. This was done to get an ohmic contact on the back
side of the wafer [6]. After the silicon lattice was
damaged aluminum was evaporated on the back side of all
eight wafers. All eight wafers were then sintered at four
hundred and fifty degrees in forming gas.
At this point testing was then done using the PNP model
410 high frequency C-V set up in the testing area.
~~iDIiCUWI~ ON
Figure 3 and Figure 4 are typical C-V plots. These C-V
plots have both the damaged and undamaged capacitors shown.
As can be seen the oxides that saw the plasma suffer
degradation. The C-V plots show a shift in both the
threshold and the flatband voltage as well as a change in
slope. The gradual slope of the damaged oxides indicates
more interfaces sites than the undamaged oxides. The
thinner oxide shows the greater shift in the C-V curves.
Tables 1 and 2 show the summary of the Ccx, Cmin and
VFlatband values for the capacitors.
Summary of Results
Oxide Thickness of 450A
TABLE 1
ICapacitor sizel Cox (pf) I Cmin (pf) I Vfb(volt) I
I ___________ I _______________ I __________ I _____________
I IPlasmalNo PlasmaiPlasmalNo PlasmaiPlasmalNo Plasma!
I ___________ I _____ I _______ I _____ _______ I _____ I _______ I
I .OO6lcmA2 I 4001 390 I 40 I 140 I -2.0 I -.45 I
I 101 I 100 I I —1.57 I
l.0046cmA2 I 236! 240 I 30 I 90 I -1.671 -.25 I
I I 02! I 060 I I -1.42 I
I.0023cmA2 I 110! 148 I 25 I 60 I -1.401 -.25 I
I I I 381 I 035 I I -1.44 I
I.0006cmA2 I 0231 034 I 09 I 22 I -2.0 I -.30 I
I I I lii I 0131 1—1.58 I
For an oxide of 450A the delta Vt shift was found to be -1.50 volts







































































































































































































































































































































Oxide Thickness of 600A
TABLE 2
ICapacitor sizel Cox (p1) I Cmin (p1) I Vt(volt) I
I __________ I ______________ I _________ I ____________ I
I IPlasmalNo PlasmalPiasmalNo PlasmalPiasmalNo Plasmal
I __________ I _____ I _______ I _____ I _______ I _____ I _______ I
I.0061cmA2 I 3421 340 I 160 I 113 I -1.501 -.20 I
I I I 021 047 I I —1.11 I
I.0046cm~2 I 2671 250 I 60 I 75 I -1.451 -.05 I
I I I 171 I 015 I I —1.06 I
I.0023cm*2 I 1451 130 I 27 I 60 I -1.451 -.12 I
I I I 151 I 0331 1-1.03 I
I.0006cm~2 I 0491 041 I 11 I 22 I -1.561 -.10 I
I I I 081 I 011 I I —1.16 I
For an oxide of 600A the delta Vfb ~hi1t was found to be - 1.1OV
with a deviation of 0.35.
From the table the thinner oxide was more noticeably
affected by the plasma damage. The thinner oxides flatband
voltage was shifted by -2.17V, whereas the thicker oxides
flatband voltage was shifted by only -1.68V. The tables
indicate that Cc and Cmin were also affected. The Cmin of
the plasma damaged capacitors were less capacitive. The Cox
how ever became more capacitive in the plasma damaged cases.
The thinner oxide showed the greater affects of the plasma
damage. -.
CONCLUSI ONE
This experiment confirms Patrica Ostling’s experiment
from last year, except with N-type wafers. It shows that
plasma process’s effect P105 devices. Significant voltage
shifts occurred in both of my oxides. The thinner oxide was
more affected. The thinner oxide showed a shift of -1.58V
were as the thicker oxide showed a shift of -1.1OV.
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